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At the LaAlO3-SrTiO3 interface, electronic phase transitions can be triggered by modulation of the charge carrier
density, making this system an excellent prospect for the realization of versatile electronic devices. Here, we report
repeatable transistor operation in locally gated LaAlO3-SrTiO3 field-effect devices of which the LaAlO3 dielectric is
only four unit cells thin, the critical thickness for conduction at this interface. This extremely thin dielectric allows
a very efficient charge modulation of ∼3.2× 1013 cm−2 within a gate-voltage window of ±1 V, as extracted from
capacitance-voltage measurements. These also reveal a large stray capacitance between gate and source, presenting a
complication for nanoscale device operation. Despite the small LaAlO3 thickness, we observe a negligible gate leakage
current, which we ascribe to the extension of the conducting states into the SrTiO3 substrate.
Charge modulation in field-effect transistors (FETs) is the
core physical mechanism enabling modern-day electronics. In
a standard semiconductor such as silicon, its main purpose
is to change the electrical conductivity, defining the “0” and
“1” states in digital electronics. In other classes of materi-
als, e.g., transition metal dichalcogenides and complex oxides,
tuning the charge carrier density can trigger quantum phase
transitions, offering possibilities for fundamental studies and
for using such transitions in electronic devices1–3. However,
these transitions mostly take place at very high charge carrier
densities, exceeding 1014 cm−2. Significant tuning of such a
high charge carrier densities can only be achieved by means
of chemical doping techniques and electrolyte gating, which
are both impractical for functional devices.
In doped strontium titanate (SrTiO3) and at the conducting
interface between SrTiO3 and selected other insulators such
as LaAlO3, (super)conducting and insulating phases are near
each other in terms of charge carrier density4–7, typically in
the range of a few times 1013 cm−2. In the interface case,
the geometry is intrinsically the same as the semiconductor-
oxide stack of a metal-oxide-semiconductor FET (MOSFET),
making such interfaces appealing for use in field-effect de-
vices. Moreover, at low temperatures the SrTiO3 substrate
can also be used as a gate dielectric (backgating), owing to its
huge permittivity8. For the archetypical LaAlO3-SrTiO3 inter-
face, reports on the significant field-effect tuning of the criti-
cal temperature for superconductivity5, the considerable low-
temperature mobility9, and of spin-orbit coupling strength10,11
showed the versatility of this system both for fundamental
studies and for its possible use in future electronics.
However, backgating takes place over large areas and re-
quires the application of voltages in the order of 100 V
across the typically 0.5-mm-thick SrTiO3 substrate to achieve
a carrier density modulation of up to ∼4 × 1013 cm−2
electrostatically5. Hence, the backgating geometry is unsuit-
able for integration into circuits, which requires local opera-
tion by voltages of∼1 V. Achieving a MOSFET-like (topgate)
geometry with the LaAlO3-SrTiO3 interface, where the volt-
age is applied across the LaAlO3 layer, is challenging because
structuring these materials into (small) channels is not a trivial
process12. Low-voltage, topgate FETs were first realized by
Förg and coworkers13, after which the functionality of such
devices was extended greatly14–16. Unfortunately, the emer-
gence of gate leakage currents across the thin LaAlO3 layer
– typically 8 to 20 unit cells (uc) thick – limited the charge
modulation to about 2× 1013 cm−2. In parallel, the capabil-
ity of achieving extreme charge modulations in SrTiO3-based
FETs, up to a record value of 2.4× 1014 cm−2, was demon-
strated in inverted structures with a thick SrTiO3 layer as the
dielectric17–20. Still, these devices have thick dielectrics and a
high intrinsic carrier density, compromising low-voltage and
local operation. The ultimate oxide-based FET, in which a
small gate voltage achieves a charge modulation of several
times 1013 cm−2, possibly enabling local switching of quan-
tum phase transitions, therefore has remained elusive.
In this Letter, we demonstrate such efficient charge modula-
tion in Au-LaAlO3-SrTiO3 FETs in which the LaAlO3 dielec-
tric has a nominal thickness of only four unit cells (uc), the
critical thickness for interface conduction21. The devices dis-
play repeatable transistor behavior with low leakage currents
and high ON/OFF ratios. Capacitance-voltage measurements
reveal a large voltage-independent contribution to the capac-
itance, and a low effective permittivity for the LaAlO3 layer.
The latter can be ascribed to a dielectric ‘dead layer’ forming
on the Au-LaAlO3 interface, as indicated by scanning trans-
mission electron microscopy. Despite this layer, the charge
modulation is very efficient with a high capacitance per unit
area, proving the principle of low voltage modulation of high
charge densities in complex-oxide based FETs.
The fabrication of our devices started with a standard pro-
cedure to terminate the SrTiO3 substrate on the TiO2 sites of
the (001) surface plane22. To enable structuring of the LaAlO3
film into channels, we deposited an AlOx layer at room tem-
perature, which was etched in OPD4262 developer used for
UV lithography23. The subsequent growth of LaAlO3 and Au
by pulsed laser deposition (PLD) was done in situ, ensuring
the interface between these layers to be as clean as possi-
ble. The LaAlO3 was deposited in an O2 process pressure
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Figure 1. (a) High-Angle Annular Dark Field (HAADF) Scanning
Transmission Electron Microscopy (STEM) image taken along the
[100] direction of a SrTiO3-LaAlO3-Au stack. (b) Scanning Electron
Micrograph (SEM) of a FET with width,W = 20 µm and length, L=
10 µm, and indications of the source, drain and (top)gate contacts.
of 1×10−4 mbar at T = 850 ◦C, with a laser fluence of 1.3 J
cm−2, spot size of 2 mm2 and a frequency of 1 Hz, resulting in
a growth rate of one uc per ∼20 pulses, monitored by reflec-
tive high-energy electron diffraction (RHEED). The distance
between the substrate and the single-crystalline target was 45
mm. After the LaAlO3 deposition, the sample was annealed
for 1 h in an O2 pressure of 400 mbar at a temperature of 600◦C. Then, the Au was deposited in an Ar process pressure of
0.22 mbar, at T = 100 ◦C with a laser fluence of 3.6 J cm−2
and a spot size of 1 mm2. To reduce the energy of the parti-
cles arriving at the substrate, the target-substrate distance was
increased to 60 mm. This way, a layer of ∼30 nm was grown
after 9000 pulses at f = 5 Hz. Then, electrical contacts to
the interface were patterned using UV lithography, followed
by a standard technique using Ar ion etching and subsequent
sputtering of Ti/Au contacts15,24, which were structured by
lift-off. Finally, the gate electrode was patterned using UV
lithography and structured using a buffered KI solution24.
In the dc current-voltage measurements, the drain current,
ID, was measured by a Keithley 2401 source-measure unit that
also provided the drain-source voltage, V DS. The gate current,
IG, was determined by measuring the voltage over a 1 kΩ
resistor using a Keithley 2000 multimeter. The capacitance-
voltage characteristics were measured with a Keithley 4200-
SCS parameter analyzer with a 4210 capacitance-voltage unit,
using an ac voltage of 25 mV and a frequency of 10 kHz: close
to the optimal frequency of ∼30 kHz for these devices25. All
measurements were performed at room temperature with the
source terminal connected to ground.
Figure 1 presents electron microscopy images of two of our
devices. In the cross-sectional image (Fig. 1(a)), four unit
cells of LaAlO3 are clearly visible. Like previously reported
by another group24, we also observe a thin disordered layer
between the LaAlO3 and Au layer with a thickness of ∼0.7
nm. The dark color indicates the absence of heavy elements
such as Au, which appears light in this image; we therefore as-
sume that this layer is not conducting and adds to the effective
thickness of the dielectric. Further analysis of this layer is to
be published elsewhere; we discuss the consequences of this
layer for the transistor properties below. Figure 1(b) shows
the top view of a FET.
Figure 2 summarizes the transistor operation of device A,
a Au-LaAlO3-SrTiO3 FET like the one shown in Fig. 1(b),
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Figure 2. Current-voltage characteristics of device A. (a) Drain cur-
rent, ID, versus drain-source voltage, V DS, with 250-mV steps in the
gate-source voltage, V GS. The open symbols separate the ohmic and
saturation regimes for eachV GS. (b) Transfer curves for varyingV DS,
and the gate current (dashed line) for V DS = 0 V.
with a 4-uc-thin dielectric and channel length, L, and width,
W , both equal to 10 µm. We measured over ten devices on
two different samples, with varying channel dimensions. All
of these devices displayed transistor behavior, with ON/OFF
ratios between 102 and 104. In Fig. 2(a), we observe clear
ohmic (triode/linear) and saturation (active) regimes. The cir-
cles separating these regimes represent the saturation voltage
and current, which both increase monotonously withV GS. For
higher gate voltages, the saturation current does not follow
the expected quadratic trend anymore26, which we ascribe to
a suppression of carrier mobility with increasing topgate volt-
age as previously observed14.
In Figure 2(b), switching of the channel conductivity is
clearly demonstrated for all V DS, from which we extract the
transfer characteristics of this device. From a linear fit to√
ID versus V GS, we determine the threshold voltage, V th, at
−0.81± 0.01 V. The subthreshold swing of 98± 2 mV per
decade – of which the minimum lies at V th, thus is not strictly
subthreshold – and the maximum ON/OFF ratio of ∼104 for
V DS = +5 V are quite comparable to the first semiconductor
MOSFETs with a similar dielectric thickness27. Note that the
ON/OFF ratio is limited by a finite OFF current, caused by a
(minute) gate current emerging below V GS =−0.7 V.
To further characterize our devices and to determine the
charge modulation in the channel, we carried out capacitance-
voltage measurements between gate and source. Using a sim-
ple model with a shunt and a series resistor next to the capac-
itance (Fig. 3(a)), we extract the capacitance-voltage charac-
teristics of device A. The result, representative for all mea-
sured devices, is presented in Figure 3(b). The most promi-
nent difference of this C(V ) characteristic to semiconductor-
based devices is that below threshold, the capacitance re-
mains constant, instead of increasing due to the formation of
an accumulation region26. This voltage-independent capaci-
tance at negative gate voltage is observed commonly in metal-
LaAlO3-SrTiO3 junctions28–31 and is generally ascribed to
a voltage-driven metal-insulator transition (MIT)28. When
comparing this curve to Fig. 2(c), we find that the voltage-
independent and voltage-dependent regions are separated by
the threshold voltage of −0.81 V.
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Figure 3. Capacitance of Au-LaAlO3-SrTiO3 FETs. (a) Equiva-
lent circuit for the gate-source connection of a FET. The gate-source
capacitance CGS(V GS) is modeled as a voltage-dependent element,
Cc(V GS) in parallel to a voltage-independent component, Cs. (b)
Capacitance-voltage characteristic of device A, with indications of
the threshold voltage, V th, Cc, and Cs. (c) Illustration of the electric
field lines in the device contributing to the stray (blue) and channel
(red) capacitance, above (top panel) and below (bottom) threshold.
(d) Scaling of capacitance with channel width, W , for devices with
L=W . Dashed lines are power-law fits to the data for Cc and Cs.
For a quantitative analysis, we assume that the voltage-
independent, or ‘stray’, capacitance, Cs, is a parallel element
to the capacitance between the gate and the conducting chan-
nel, Cc, yielding CGS(V GS) = Cs +Cc(V GS). To substantiate
this assumption, we measured the capacitance-voltage char-
acteristics of several devices with varying dimensions. This
allows to extract the scaling of gate-source capacitance with
device area, as depicted in Figure 3(d). Here, we consider
devices with a square channel, i.e. L =W , and extract the
capacitances CGS and Cc at V GS = +0.5 V, where the capac-
itance is fairly constant as function of gate voltage. We find
that the total capacitance does not follow a power law depen-
dence on W , but that Cs and Cc do. The channel capacitance
scales with device area (L×W ), in excellent agreement with a
parallel-plate capacitor model. Hence, we can extract the ef-
fective relative permittivity, ε r ≈ 6.1±0.4, using d = 1.5 nm.
The stray capacitance scales with the channel dimension to the
power 1/3, thus depends on the geometry in a nontrivial way.
To our knowledge, there is no theory yet that explains such a
dependence on the device geometry. Extrapolation of our data
suggests a crossover to occur at L =W ≈ 3.5 µm, implying
that the stray capacitance becomes dominant in small devices.
We postulate that this large stray capacitance is due to the
very large permittivity of the channel material, SrTiO3, which
is ∼300 at room temperature8. As illustrated by the blue lines
in Fig. 3(c), the gate terminal is capacitively coupled to the
source and the drain through an electric field. The capacitance
associated with this electric field depends on the permittivity
of the insulator and of the channel material. In most materials,
this would not be very significant; here, the very high permit-
tivity of the channel material implies that the gate-source ca-
pacitance in absence of a conducting channel remains sizable.
To obtain the modulation of charge density in the channel,
we omit the stray capacitance and integrate Cc with respect to
V GS. Between threshold and +1 V, this yields a carrier den-
sity modulation of 3.2× 1013 cm−2. Above +1 V, the mea-
surement becomes inaccurate due to emerging gate leakage.
If we assume that the capacitance remains constant above +1
V, the projected charge modulation during the measurements
presented in Fig. 2(b) is ∼5.2×1013 cm−2. The gate voltage
required for this modulation does not exceed +2 V; within this
window, the gate leakage current remains more than an order
of magnitude smaller than the current through the channel.
As a benchmark to compare these FETs to silicon-based
devices, we calculate the equivalent oxide thickness (EOT)
compared to SiO2, which has ε r = 3.9. Using ε r ≈ 6.1± 0.4
and d = 1.5 nm, we find an EOT of only 0.96±0.1 nm. How-
ever, this value for ε r is much lower than ones reported in
literature for thick LaAlO3 films32,33, which range from 18
to 30. This suppression of ε r in metal-LaAlO3-SrTiO3 junc-
tions is a widely observed phenomenon14,28–31; with increas-
ing LaAlO3 layer thickness, ε r was reported to approach the
bulk value14. This was ascribed to a ‘dead layer’ forming in-
side the LaAlO3 film because of structural interface effects34.
Because Fig. 1(a) shows a disordered layer forming on top
of the fully intact, 4-uc-thin LaAlO3 layer, we propose an al-
ternative scenario in which the ‘dead layer’ forms on top of
the LaAlO3 rather than inside it. A series capacitor model in
this scenario is mathematically equivalent to the one used by
Hosoda et al.14:
dLAO +ddead
ε r,tot
=
dLAO
ε r ,LAO
+
ddead
ε r,dead
. (1)
By using ε r ,LAO = 18, dLAO = 1.52 nm, and ddead = 0.7 nm,
we find ε r,dead ≈ 2.5±0.3, which we deem a reasonable value
for a disordered layer. Therefore, this disordered layer at the
LaAlO3-Au interface poses a viable alternative scenario to the
dead layer within the LaAlO3 film; further investigations on
devices with varying LaAlO3 layer thickness made using dif-
ferent fabrication procedures may distinguish between these
two possibilities.
Despite the suppression of ε r, the charge modulation in
our devices is efficient and not compromised by gate leak-
age currents. Moreover, in comparison to previous reports
on Au-LaAlO3-SrTiO3 stacks with 4-uc-thin barriers, where
the gate current was used to perform tunneling spectroscopy
of the interface24,35,36, the gate current density is about four
orders of magnitude smaller. To investigate the factors deter-
mining the gate leakage current, we carried out temperature-
dependent measurements as described in the Supplementary
Information. The results show that ohmic and hopping-based
conduction are negligible, and that the gate current is dom-
4-2 -1 0 1 2
10-3
10-2
10-1
1
-2 -1 0 1 2
10-4
10-3
10-2
10-1
-4 -2 0 2 4
10-3
10-2
10-1
1
10
102
I D
 (
A)
VGS (V)
  Cycles
     10
     50
   100
   200
   500
 1000
(a)
|I G
| (
A)
VGS (V)
(b) (c)
|I G
| (
A)
VGS (V)
Figure 4. (a) Response of the transfer curve of device B (L=W = 5
µm) to repeated gate voltage cycling between V GS = −1.5 V and
+2 V, with V DS = +1 V. Solid (dashed) lines represent sweeping
V GS upwards (downwards). (b) Gate current of device B during the
repeated cycling in (a), for V DS = 0 V. (c) Gate current of device
C (L =W = 10 µm) upon sweeping the gate voltage to ±5 V, for
V DS = 0 V.
inated by direct tunneling and Schottky emission. Accord-
ingly, the density of defects inside the LaAlO3 layer must be
very low and memristive effects based on the movement of
defects should be absent. To confirm this, we measured the
device response against repeated gate voltage cycling and up
to high gate voltages of ±5 V. The results presented in Fig.
4 confirm the absence of resistive switching in our devices.
Moreover, the behavior at high voltage in Fig. 4(c) fits the de-
scription of a Schottky diode with a forward-reverse bias ratio
of ∼3×104, in good agreement with previous results28.
To explain the surprisingly large difference in gate cur-
rent between the tunneling spectroscopy devices of Refs.
24, 35, 36 and our FETs, we consider the factors determining
direct tunneling currents. Since both types of devices have
the same material stack with the same thicknesses and the
‘dead layer’ is present in the tunneling spectroscopy studies24
as well, the energy landscape in terms of barriers and thick-
ness should be the same. Therefore, we argue that the out-
of-plane distribution of mobile charges in the SrTiO3 differs
greatly between the two types of devices, increasing or de-
creasing the effective barrier thickness. In SrTiO3, the mobile
charges do not reside exactly at the surface, but are distributed
within a quantum well37–39. This charge distribution depends
crucially on the electrostatic boundary conditions for the well,
which are highly susceptible to the environment in which the
LaAlO3 film is grown40. In consequence, samples grown in
different conditions have varying charge distributions in the
quantum well. Especially for samples with thin LaAlO3 lay-
ers, the effective depth at which the mobile charges reside can
thus vary greatly among samples grown under different con-
ditions. We note that this effect may be enhanced greatly by a
recently proposed region of negative polarization directly on
the SrTiO3 side of the interface41. Of great importance for de-
vice operation is that this effective thickness increase should
not suppress the capacitance by much, for the permittivity of
SrTiO3 exceeds 300 even at room temperature8. Hence, we
propose that this increase of the effective tunnel barrier thick-
ness, without lowering the capacitance, is the key enabler of
the efficient charge modulation observed in our devices.
In summary, we characterized the operation of Au-LaAlO3-
SrTiO3 field-effect transistors with a LaAlO3 layer thickness
of only four unit cells, or 1.5 nm. Our devices exhibit highly
repeatable transistor behavior with very low gate leakage cur-
rents. In capacitance-voltage measurements, the gate-source
capacitance becomes voltage-independent below threshold,
which we attribute to stray fields coupling the gate to the
source and drain terminals in absence of a conducting chan-
nel. Integration of the voltage-dependent part of the capaci-
tance yields a charge modulation of about 3.2× 1013 cm−2,
within a gate voltage range of ±1 V.
This highly efficient charge modulation is limited by a com-
monly observed suppression of the permittivity in very thin
LaAlO3 layers grown on SrTiO3. Scanning transmission elec-
tron microscopy imaging suggests that this suppression is due
to a dielectric ‘dead layer’ forming at the Au-LaAlO3 inter-
face, with a thickness of ∼0.7 nm. The surprisingly low leak-
age current cannot be due to this layer, but is likely due to
the out-of-plane distribution of charges in the SrTiO3 channel.
Because of the high dielectric permittivity of SrTiO3, this does
not significantly affect the gate-source capacitance, enabling
efficient modulation of high charge densities by low gate volt-
ages without excessive gate leakage currents. We foresee that
making use of this delocalization in quantum wells opens new
venues to engineer high-charge-density field-effect transistors
based on advanced materials.
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